




[X] Search Results

REFINERIES

SEARCH

IEEE Xplore GUIDE

Results for "((pipeline)<in>metadata) <and> ((bank)<in>metadata)) <and> ((performance) *
Your search matched 36 of 1776775 documents
A maximum of 36 results are displayed, 25 to a page, sorted by Relevance in Descending order.



[Search Options](#)

[View Session History](#)

[New Search](#)

[Logout](#)

IEEE JNL IEEE Journal or Magazine

IET JNL IET Journal or Magazine

IEEE CANS IEEE Conference Proceeding

IET CANS IET Conference Proceeding

IEEE STD IEEE Standard

Search >

Check to search only within this results set

Display Format Citation Citation & Abstract

IEEE/IEET Books Educational Courses

IEEE/IEET journals, transactions, letters, magazines, conference proceedings, and standards.

[view selected items](#) [Select All](#) [Deselect All](#)

26. Speculation techniques for improving load related instruction scheduling
Yaoz, A.; Erez, M.; Ronen, R.; Jourdan, S.;
Computer Architecture, 1999. Proceedings of the 26th International Symposium on
2-4 May 1999 Page(s) 42 - 53
Digital Object Identifier 10.1109/ISCA.1999.765638
[AbstractPlus](#) | [Full Text: PDF\(212 KB\)](#) [IEEE CANS](#)
[Rights and Permissions](#)

27. Architecture and performance of the Hitachi SR2201 massively parallel processor system
Fujii, H.; Yasuda, Y.; Akashi, H.; Inagami, Y.; Koga, M.; Ishihara, O.; Kashiyama, M.; Wada, H.; Sumimoto, T.; Parallel Processing Symposium, 1997. Proceedings., 11th International
1-5 April 1997 Page(s) 233 - 241
Digital Object Identifier 10.1109/IPPS.1997.580901
[AbstractPlus](#) | [Full Text: PDF\(836 KB\)](#) [IEEE CANS](#)
[Rights and Permissions](#)

28. Predictive sequential associative cache
Calder, B.; Grunwald, D.; Emer, J.;
High-Performance Computer Architecture, 1996. Proceedings. Second International Symposium on
3-7 Feb. 1996 Page(s) 244 - 253
Digital Object Identifier 10.1109/HPCA.1996.501190
[AbstractPlus](#) | [Full Text: PDF\(1132 KB\)](#) [IEEE CANS](#)
[Rights and Permissions](#)

29. A 300 MIPS, 300 MFLOPS four-issue CMOS superscalar microprocessor
Kumi, N.; Tanaka, S.; Sawada, K.; Nagamatsu, M.; Kondo, Y.; Takayanagi, T.; Minagawa, K.; Akiba, H.; Mi Rodman, P.; Bratt, J.; Man Kit Tang, Nidal, M.; Joshi, C.; Scanlon, J.;
Solid-State Circuits Conference, 1994. Digest of Technical Papers. 31st ISSCC. 1994 IEEE International
16-18 Feb. 1994 Page(s) 204 - 205
Digital Object Identifier 10.1109/ISSCC.1994.344669
[AbstractPlus](#) | [Full Text: PDF\(216 KB\)](#) [IEEE CANS](#)
[Rights and Permissions](#)

30. Software pipelining for Jetpipeline architecture
Katahira, M.; Sasaki, T.; Hong Shen, Kobayashi, H.; Nakamura, T.;
Parallel Architectures, Algorithms, and Networks, 1994. (ISPAN) International Symposium on
14-16 Dec. 1994 Page(s) 127 - 134
Digital Object Identifier 10.1109/ISPAN.1994.367155
[AbstractPlus](#) | [Full Text: PDF\(392 KB\)](#) [IEEE CANS](#)
[Rights and Permissions](#)

31 Differential register bank design for self timed differential bipolar technology
Jackson, D. L., Kelly, R., Bradenbury, L. E. M.;
Circuits, Devices and Systems, IEE Proceedings -
Volume 144, Issue 5, Oct. 1997 Page(s): 297 - 302
[Abstract/Plus](#) | [Full Text](#) [PDF\(720 KB\)](#) [IEEE Xplore](#)

32 Banked multiported register files for high-frequency superscalar microprocessors
Tseng, J. H., Asanovic, K.;
Computer Architecture, 2003. Proceedings. 30th Annual International Symposium on
9-11 June 2003 Page(s): 62 - 71
Digital Object Identifier 10.1109/ISCA.2003.1206989
[Abstract/Plus](#) | [Full Text](#) [PDF\(300 KB\)](#) [IEEE Xplore](#)
[Rights and Permissions](#)

33 Reducing register ports for higher speed and lower energy
Park, I., Powell, M. D., Vijaykumar, T. N.;
Microarchitecture, 2002. (MICRO-35). Proceedings. 35th Annual IEEE/ACM International Symposium on
18-22 Nov. 2002 Page(s): 171 - 182
Digital Object Identifier 10.1109/MICRO.2002.1176248
[Abstract/Plus](#) | [Full Text](#) [PDF\(277 KB\)](#) [IEEE Xplore](#)
[Rights and Permissions](#)

34 Implementation of RNS analysis and synthesis filter banks for the orthogonal discrete wavelet transform
Ramirez, J., Garcia, A., Parilla, L., Lloris, A., Fernandez, P. G.,
Circuits and Systems, 2000. Proceedings of the 49th IEEE Midwest Symposium on
Volume 3, 8-11 Aug. 2000 Page(s): 1170 - 1173 vol.3
Digital Object Identifier 10.1109/MWSCAS.2000.951423
[Abstract/Plus](#) | [Full Text](#) [PDF\(352 KB\)](#) [IEEE Xplore](#)
[Rights and Permissions](#)

35 The impact of memory organization on the performance of matrix multiplication
Hake, J.-F., Hornberg, W.;
Supercomputing '90. Proceedings of the 1st IEEE Midwest Symposium on
12-16 Nov. 1990 Page(s): 34 - 40
Digital Object Identifier 10.1109/SUPERC.1990.129999
[Abstract/Plus](#) | [Full Text](#) [PDF\(460 KB\)](#) [IEEE Xplore](#)
[Rights and Permissions](#)

36 Parallel computation of neural networks in a processor pipeline with partially shared memory
Okawa, Y., Suyama, H.;
Tools for Artificial Intelligence, 1990. Proceedings of the 2nd International IEEE Conference on
6-9 Nov. 1990 Page(s): 276 - 282
Digital Object Identifier 10.1109/TAL.1990.130347
[Abstract/Plus](#) | [Full Text](#) [PDF\(420 KB\)](#) [IEEE Xplore](#)
[Rights and Permissions](#)